Skip to main content
Admissions guidance, study banks, and career tools — get started on Shalyam
Open role

Timing Design Engineer

Apple

  • Full Time
  • Melbourne, FL
  • senior

Apply by October 20, 2026

Apply for this role

Sign in as a student to apply and track your application on Shalyam.

Sign in to apply

Job description

Apple is where individual imaginations come together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that encourages the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something

  • you'll add something.

Description

As an ASIC STA Engineer, you will have responsibilities

spanning all aspects of SoC design in terms of timing. Key responsibilities

include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements

from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Preferred Qualifications

Proven knowledge of the ASIC design timing closure flow and methodology.

2+ years of experience in writing ASIC timing constraints and timing closure.

Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues.

Hands on experience in timing/SDC constraints generation and management.

Proficient in scripting languages (Tcl and Perl).

Familiarity with synthesis, DFT and backend related methodology and tools.

Strong communication skills

are a pre-requisite

  • you will be collaborating with many diverse groups at Apple.

The ideal candidate will be a self-starter and highly motivated to be successful at Apple.

Minimum qualifications

BS degree in technical discipline with minimum 10 years of relevant experience.

Requirements

Science and Engineering

Tailor your application

Build documents matched to this posting before you apply.

FAQ

Answers to the questions you might have in mind

Frequently asked questions

Are job listings on Shalyam verified?+

Listings come from verified industry partners and curated sources. Each posting shows the hiring organization and application deadline.

How do I apply for a job?+

Open a job detail page and click Apply. You may need a student account. Some roles link to the employer's external application site.

Can I build a resume for a specific job?+

Yes. Use the Build a tailored resume link on any job card to start the resume builder with that role's context.

Are remote jobs included?+

Yes. Filter the job list by remote or on-site location using the sidebar filters.

Get Exclusive Insights with Every Issue

Join Shalyam Newsletter

Stay ahead in education, research, and innovation—straight to your inbox.